

## Claims

### *Draft 1* WHAT IS CLAIMED IS:

1. A method for processing program instructions comprising the steps of:
  - 5 receiving at least one instruction containing data representing operational code and data representing at least one flag modification enable bit;
  - determining whether the at least one flag modification enable bit allows updating of at least one flag in response to executing the operational code; and
  - 10 updating at least one flag in response to determining a status of the at least one flag modification enable bit.
2. The method of claim 1 wherein the at least one instruction is at least one of: an integer instruction, an arithmetic instruction and a logical instruction.
- 15 3. The method of claim 1 wherein the at least one instruction includes at least one input operand.
4. The method of claim 1 wherein the step of updating at least one flag in response to determining a status of the at least one flag modification enable bit, includes
  - 20 updating a flag register if the flag modification enable bit is set to allow modification of a flag in the flag register.
5. The method of claim 1 including the steps of:
  - 25 providing a variable length instruction emulator that uses fixed length native instructions as the at least one instruction, to emulate variable length instructions; and
  - evaluating the flag modification enable bit to preserve flag bit settings for variable length instructions that are emulated using the fixed length native instructions.

6. The method of claim 1 wherein the at least one instruction is a fixed length instruction.

7. ~~The method of claim 1 including the step of emulating non-native instructions using native instructions containing the flag modification bit.~~

5 *sub A2* 8. The method of claim 7 wherein the non-native instructions are variable length X86 instructions.

10 9. The method of claim 8 including the steps of:  
converting variable length X86 instructions to a plurality of native instructions wherein the plurality of native instructions include the at least one flag modification enable bit set to allow changing of non-native instruction flags in response to execution of the plurality of native instructions; and

15 emulating unconverted variable length X86 instructions using a plurality of native instructions wherein the native instructions include the at least one flag modification enable bit set to prevent changing of non-native instruction flags in response to execution of the plurality of native instructions.

*and P3*

10. An apparatus for processing program instructions comprising:  
a buffer coupled to receive at least one instruction containing data  
representing operational code and data representing at least one flag modification  
enable bit, and

5 a controller operatively responsive to the at least one instruction stored in  
the buffer, that determines whether the at least one flag modification enable bit  
allows updating of at least one flag in response to executing the operational code  
and that updates at least one flag in response to determining a status of the at least  
one flag modification enable bit.

10

11. The apparatus of claim 10 wherein the at least one instruction is at least one of: an  
integer instruction, an arithmetic instruction and a logical instruction.

15

12. The apparatus of claim 11 wherein the at least one instruction includes at least one  
input operand.

20

13. The apparatus of claim 10 including a flag register operatively coupled to the  
controller, wherein the controller updates a flag in the flag register if the flag  
modification enable bit is set to allow modification of the flag in the flag register.

14. The apparatus of claim 10 including a variable length instruction emulator that  
uses fixed length native instructions as the at least one instruction, to emulate  
variable length instructions.

25

15. The apparatus of claim 10 wherein the at least one instruction is a fixed length  
instruction.

30

16. The apparatus of claim 14 wherein the variable length instruction emulator  
emulates non-native instructions using native instructions containing the flag  
modification bit.

*Patent*

17. The apparatus of claim 16 wherein the non-native instructions are variable length X86 instructions.

18. The apparatus of claim 17 including:

5 an instruction converter, operatively coupled to receive variable length X86 instructions, that converts the received variable length X86 instructions to a plurality of native instructions wherein the plurality of native instructions include the at least one flag modification enable bit set to allow changing of non-native instruction flags in response to execution of the plurality of native instructions;

10 and

a non-native instruction emulator operatively responsive to an unconvertible instruction command generated in response to detecting that an X86 instruction is not convertible by the converter, wherein the non-native instruction emulator emulates unconverted variable length X86 instructions using a plurality of native instructions wherein the native instructions include the at least one flag modification enable bit set to prevent changing of non-native instruction flags in response to execution of the plurality of native instructions for the unconverted variable length instruction.

15

20